


JE70-DN/SJV71-DN/HM72-DN Block Diagram

Project code: 91.4HP01.001
PCB P/N : 48.4HP01.011
REVISION : 09929-1



PCB STACKUP

TOP	_____
VCC	_____
S	_____
S	_____
GND	_____
BOTTOM	_____

SYSTEM DC/DC	
RT8223	45
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (5A)
	3D3V_S5 (5A)

SYSTEM DC/DC	
RT8209E	46
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3

SYSTEM DC/DC	
RT8015A	47
INPUTS	OUTPUTS
DCBATOUT	1D8V_S0

RT9025	
48	
5V_S5	1D05V_S0

RT9161	
48	
3D3V_S0	2D5V_S0 (200mA)

RT9025	
48	
3D3V_S0	1V_VGA (1.2A)

RT9025, RT8209E	
47	
3D3V_S5	1D1V_S5
5V_S5	1D1V_S0

CHARGER	
BQ24745	49
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A
	UP+5V 5V 100mA

CPU DC/DC	
ISL6265HR	44
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0 0~1.55V 18A
	VCC_CORE_S0_1 0~1.55V 18A
	VDDNB 0~1.55V 18A

page9

STRAP_DEBUG_BUS_GPIO_ENABLEb Enables the Test Debug Bus using GPIO. (PIN: RS780M--> VSYNC#) *1 :Disable 0 : Enable
RS780: Enables Side port memory (RS880 use HSYNC#) *1 :Disable 0 : Enable
SUS_STAT# Selects Loading of STRAPS From EEPROM *1 : Bypass the loading of EEPROM straps and use Hardware Default Values 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

page15

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]

page15

	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
PULL HIGH	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	LOW POWER MODE	H,H = Reserved H,L = SPI ROM	
PULL LOW	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	PERFORMANCE MODE DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	


NOTE: SB820 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK


page12


	USB	
	Pair	Device
OCP3#	12	MINI2 CARD
	11	NC
	10	NC
	9	CCD
	8	NC
	7	Bluetooth
	6	USB3
	5	USB2
	4	CardReader
OCP2#	3	NC
	2	USB4
OCP0#	1	MINI1 CARD
	0	USB1

Signal	Comment
TEST# pin110	Test Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to determine the device operation mode as follows: No pull-down resistor: Normal operation mode (XORTR and TRIST strap pins are ignored). 10 KΩ external pull-down resistor:Test mode (ICT or XOR-Tree Test mode, according to XORTR and TRIST strap pins).
XORTR# pin111	XOR-Tree Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the XOR-Tree Test mode, if TEST is strapped low: No pull-down resistor: Not allowed if TEST pin is strapped low. 10 KΩ external pull-down resistor:XOR-Tree Test mode .Note: TRIST strap pin must be left unconnected.
TRIST# pin112	ICT Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the ICT Test mode, if TEST is strapped low: No pull-down resistor: Not allowed if TEST pin is strapped low. 10 KΩ external pull-down resistor:ICT Test mode (see Section 3.4.1 on page 53), forces the device to float its output and I/O pins.Note: XORTR strap pin must be left unconnected.
JEN0#, JENK# pin49,53	JTAG Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the JTAG signals to device pins (see Table 4 on page 35 for details). Both JEN0 and JENK, are pulled to 1 by an internal resistor The external 10 KΩ pull-down resistor must be connected to GND.
SHBM pin83	Shared Host BIOS Memory. Sampled at VCC Power-Up reset or VCC_POR Input reset, to determine the state of the shared BIOS memory. No pull-down resistor:Disable the shared BIOS memory. 10 KΩ external pull-down resistor:Enable the shared BIOS memory
SDP_VIS# pin41	Port80 (SDP) Visibility Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the Visibility mode for the Port80 (SDP). No pull-down resistor: SDP in Normal mode 10 KΩ external pull-down resistor:SDP in Visibility mode.
XOR_OUT pin35	XOR-Tree Output. The device pins are internally connected in a XOR-tree structure

JE70-DN



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reference	
Size A3	Document Number JE70-DN
Date: Thursday, November 19, 2009	Rev SB
Sheet 2 of 63	






JE70-DN

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU HT LINK I/F (1/4)			
Size A3	Document Number JE70-DN		Rev SB
Date: Monday, March 01, 2010		Sheet 4 of 63	1



CLOSE TO CPU



1110 swap RN48

17 MEM_MA_DATA0
17 MEM_MA_DATA1
17 MEM_MA_DATA2
17 MEM_MA_DATA3
17 MEM_MA_DATA4
17 MEM_MA_DATA5
17 MEM_MA_DATA6
17 MEM_MA_DATA7
17 MEM_MA_DATA8
17 MEM_MA_DATA9
17 MEM_MA_DATA10
17 MEM_MA_DATA11
17 MEM_MA_DATA12
17 MEM_MA_DATA13
17 MEM_MA_DATA14
17 MEM_MA_DATA15
17 MEM_MA_DATA16
17 MEM_MA_DATA17
17 MEM_MA_DATA18
17 MEM_MA_DATA19
17 MEM_MA_DATA20
17 MEM_MA_DATA21
17 MEM_MA_DATA22
17 MEM_MA_DATA23
17 MEM_MA_DATA24
17 MEM_MA_DATA25
17 MEM_MA_DATA26
17 MEM_MA_DATA27
17 MEM_MA_DATA28
17 MEM_MA_DATA29
17 MEM_MA_DATA30
17 MEM_MA_DATA31
17 MEM_MA_DATA32
17 MEM_MA_DATA33
17 MEM_MA_DATA34
17 MEM_MA_DATA35
17 MEM_MA_DATA36
17 MEM_MA_DATA37
17 MEM_MA_DATA38
17 MEM_MA_DATA39
17 MEM_MA_DATA40
17 MEM_MA_DATA41
17 MEM_MA_DATA42
17 MEM_MA_DATA43
17 MEM_MA_DATA44
17 MEM_MA_DATA45
17 MEM_MA_DATA46
17 MEM_MA_DATA47
17 MEM_MA_DATA48
17 MEM_MA_DATA49
17 MEM_MA_DATA50
17 MEM_MA_DATA51
17 MEM_MA_DATA52
17 MEM_MA_DATA53
17 MEM_MA_DATA54
17 MEM_MA_DATA55
17 MEM_MA_DATA56
17 MEM_MA_DATA57
17 MEM_MA_DATA58
17 MEM_MA_DATA59
17 MEM_MA_DATA60
17 MEM_MA_DATA61
17 MEM_MA_DATA62
17 MEM_MA_DATA63

17 MEM_MA_DM0
17 MEM_MA_DM1
17 MEM_MA_DM2
17 MEM_MA_DM3
17 MEM_MA_DM4
17 MEM_MA_DM5
17 MEM_MA_DM6
17 MEM_MA_DM7

17 MEM_MA_DQS0_P
17 MEM_MA_DQS0_N
17 MEM_MA_DQS1_P
17 MEM_MA_DQS1_N
17 MEM_MA_DQS2_P
17 MEM_MA_DQS2_N
17 MEM_MA_DQS3_P
17 MEM_MA_DQS3_N
17 MEM_MA_DQS4_P
17 MEM_MA_DQS4_N
17 MEM_MA_DQS5_P
17 MEM_MA_DQS5_N
17 MEM_MA_DQS6_P
17 MEM_MA_DQS6_N
17 MEM_MA_DQS7_P
17 MEM_MA_DQS7_N

ACPU1C

MEM-DATA

G12 MA_DATA0
F12 MB_DATA1
H14 MA_DATA2
G14 MB_DATA3
H11 MA_DATA4
G12 MB_DATA5
E13 MA_DATA6
H15 MB_DATA7
E15 MA_DATA8
E17 MA_DATA9
H17 MA_DATA10
C14 MA_DATA11
F14 MA_DATA12
C17 MA_DATA13
G17 MA_DATA14
G18 MA_DATA15
C19 MA_DATA16
D22 MA_DATA17
E18 MA_DATA18
F18 MA_DATA19
B22 MA_DATA20
C23 MA_DATA21
F20 MA_DATA22
E22 MA_DATA23
H24 MA_DATA24
J19 MA_DATA25
E21 MA_DATA26
E22 MA_DATA27
H20 MA_DATA28
H22 MA_DATA29
AB24 MA_DATA30
AB22 MA_DATA31
AA21 MA_DATA32
W22 MA_DATA33
W21 MA_DATA34
Y22 MA_DATA35
Y20 MA_DATA36
AA20 MA_DATA37
AA18 MA_DATA38
AB18 MA_DATA39
AD21 MA_DATA40
AD19 MA_DATA41
Y18 MA_DATA42
AD17 MA_DATA43
W16 MA_DATA44
Y14 MA_DATA45
Y17 MA_DATA46
AB17 MA_DATA47
AB15 MA_DATA48
AD15 MA_DATA49
AB13 MA_DATA50
AD13 MA_DATA51
Y12 MA_DATA52
W11 MA_DATA53
AB14 MA_DATA54
AA14 MA_DATA55
AB12 MA_DATA56
AA12 MA_DATA57

MB_DATA0
MB_DATA1
MB_DATA2
MB_DATA3
MB_DATA4
MB_DATA5
MB_DATA6
MB_DATA7
MB_DATA8
MB_DATA9
MB_DATA10
MB_DATA11
MB_DATA12
MB_DATA13
MB_DATA14
MB_DATA15
MB_DATA16
MB_DATA17
MB_DATA18
MB_DATA19
MB_DATA20
MB_DATA21
MB_DATA22
MB_DATA23
MB_DATA24
MB_DATA25
MB_DATA26
MB_DATA27
MB_DATA28
MB_DATA29
MB_DATA30
MB_DATA31
MB_DATA32
MB_DATA33
MB_DATA34
MB_DATA35
MB_DATA36
MB_DATA37
MB_DATA38
MB_DATA39
MB_DATA40
MB_DATA41
MB_DATA42
MB_DATA43
MB_DATA44
MB_DATA45
MB_DATA46
MB_DATA47
MB_DATA48
MB_DATA49
MB_DATA50
MB_DATA51
MB_DATA52
MB_DATA53
MB_DATA54
MB_DATA55
MB_DATA56
MB_DATA57
MB_DATA58
MB_DATA59
MB_DATA60
MB_DATA61
MB_DATA62
MB_DATA63

C11 MB_DATA0
A11 MB_DATA1
A14 MB_DATA2
B14 MB_DATA3
G11 MB_DATA4
E11 MB_DATA5
A13 MB_DATA6
A15 MB_DATA7
A16 MB_DATA8
A19 MB_DATA9
A20 MB_DATA10
C14 MB_DATA11
D14 MB_DATA12
C18 MB_DATA13
D18 MB_DATA14
D20 MB_DATA15
A21 MB_DATA16
D24 MB_DATA17
C25 MB_DATA18
B20 MB_DATA19
C20 MB_DATA20
B24 MB_DATA21
C24 MB_DATA22
E23 MB_DATA23
C24 MB_DATA24
G25 MB_DATA25
G26 MB_DATA26
C26 MB_DATA27
D26 MB_DATA28
G23 MB_DATA29
C24 MB_DATA30
AA24 MB_DATA31
AA23 MB_DATA32
AD24 MB_DATA33
AE24 MB_DATA34
AA26 MB_DATA35
AA26 MB_DATA36
AA26 MB_DATA37
AD26 MB_DATA38
AC22 MB_DATA39
AD22 MB_DATA40
AE20 MB_DATA41
AF20 MB_DATA42
AE24 MB_DATA43
AE23 MB_DATA44
AC20 MB_DATA45
AD20 MB_DATA46
AD18 MB_DATA47
AE18 MB_DATA48
AC14 MB_DATA49
AD14 MB_DATA50
AE19 MB_DATA51
AC18 MB_DATA52
AE16 MB_DATA53
AE15 MB_DATA54
AE15 MB_DATA55
AE13 MB_DATA56
AC12 MB_DATA57
Y11 MB_DATA58
AE14 MB_DATA59
AE14 MB_DATA60
AE11 MB_DATA61
AD11 MB_DATA62
AD11 MB_DATA63


MEM_DM0
MEM_DM1
MEM_DM2
MEM_DM3
MEM_DM4
MEM_DM5
MEM_DM6
MEM_DM7




MEM_MB_DQS0_P
MEM_MB_DQS0_N
MEM_MB_DQS1_P
MEM_MB_DQS1_N
MEM_MB_DQS2_P
MEM_MB_DQS2_N
MEM_MB_DQS3_P
MEM_MB_DQS3_N
MEM_MB_DQS4_P
MEM_MB_DQS4_N
MEM_MB_DQS5_P
MEM_MB_DQS5_N
MEM_MB_DQS6_P
MEM_MB_DQS6_N
MEM_MB_DQS7_P
MEM_MB_DQS7_N

JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU DDR (2/4)		
Size	Document Number	Rev
A3	JE70-DN	SB
Date:	Monday, March 01, 2010	Sheet 5 of 63







JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU_Power_(4/4)


Size A3 Document Number JE70-DN Rev SB

Date: Wednesday, January 06, 2010 Sheet 7 of 63



Placement: close RS880



Placement: close RS880



PEG_TXP15.0] 52
PEG_TXN15.0] 52

RS880M Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1



PCIE I/F GPP




LAN
MINICARD1
MINICARD2

A-LINK



PCIE I/F SB





Place < 100mils from pin AC8 and AB8




JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title		ATI-RS880M_HT LINK&PCIE(1/3)	
Size	Document Number	Rev	SB
A3	JE70-DN		
Date:	Tuesday, February 23, 2010	Sheet	8 of 63







USB	
Pair	Device
12	MINI2 CARD
11	NC
10	NC
9	CCD
8	NC
7	Bluetooth
6	USB3
5	USB2
4	CardReader
3	USB4
2	NC
1	MINI1 CARD
0	USB1



1029 modify the net (SATA_LED#)



JE70-DN


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
ATI-SB820 SATA-IDE (3/5)			
Size	Document Number	Rev	SB
A3	JE70-DN		
Date:	Tuesday, February 23, 2010	Sheet	13 of 63

ASB1E		Part 5 of 5	
Y14	VSSIO, SATA	VSS	AJ2
Y16	VSSIO, SATA	VSS	A28
AB1A	VSSIO, SATA	VSS	E5
AC1A	VSSIO, SATA	VSS	E5
AE14	VSSIO, SATA	VSS	D23
AE14	VSSIO, SATA	VSS	E26
AEF9	VSSIO, SATA	VSS	E6
AE13	VSSIO, SATA	VSS	F24
AE13	VSSIO, SATA	VSS	H15
AG16	VSSIO, SATA	VSS	R13
AH17	VSSIO, SATA	VSS	R17
AH7	VSSIO, SATA	VSS	T10
AH11	VSSIO, SATA	VSS	T10
AH11	VSSIO, SATA	VSS	L11
AH17	VSSIO, SATA	VSS	M18
AJ11	VSSIO, SATA	VSS	V19
AJ13	VSSIO, SATA	VSS	M11
AJ16	VSSIO, SATA	VSS	L12
		VSS	L18
		VSS	J7
A9	VSSIO, USB	VSS	P3
B10	VSSIO, USB	VSS	A4
D10	VSSIO, USB	VSS	A4
R8	VSSIO, USB	VSS	A4
K11	VSSIO, USB	VSS	A4
D10	VSSIO, USB	VSS	A4
D17	VSSIO, USB	VSS	A87
D14	VSSIO, USB	VSS	AC3
F9	VSSIO, USB	VSS	V8
F9	VSSIO, USB	VSS	W9
F9	VSSIO, USB	VSS	W10
F12	VSSIO, USB	VSS	A326
F16	VSSIO, USB	VSS	B29
G9	VSSIO, USB	VSS	U4
G11	VSSIO, USB	VSS	U4
D8	VSSIO, USB	VSS	V18
V18	VSSIO, USB	VSS	V12
H17	VSSIO, USB	VSS	AA12
H18	VSSIO, USB	VSS	AA11
H17	VSSIO, USB	VSS	AA12
H16	VSSIO, USB	VSS	G4
H18	VSSIO, USB	VSS	G4
J16	VSSIO, USB	VSS	G8
K18	VSSIO, USB	VSS	G9
K18	VSSIO, USB	VSS	M2
K18	VSSIO, USB	VSS	AF25
K14	VSSIO, USB	VSS	H7
K16	VSSIO, USB	VSS	AH29
K18	VSSIO, USB	VSS	V10
K18	VSSIO, USB	VSS	V6
		VSS	N4
		VSS	L8
Y4	EFUSE		L8
M19	VSSAN_HWM		L8
D8	VSSAN_HWM		L8
		VSSPL_SYS	M20
P21	VSSIO, PCIeCLK	VSSIO, PCIeCLK	H23
M20	VSSIO, PCIeCLK	VSSIO, PCIeCLK	J28
M20	VSSIO, PCIeCLK	VSSIO, PCIeCLK	AA21
M20	VSSIO, PCIeCLK	VSSIO, PCIeCLK	AA23
P22	VSSIO, PCIeCLK	VSSIO, PCIeCLK	AD23
P22	VSSIO, PCIeCLK	VSSIO, PCIeCLK	AA26
P23	VSSIO, PCIeCLK	VSSIO, PCIeCLK	AC26
T20	VSSIO, PCIeCLK	VSSIO, PCIeCLK	T20
T22	VSSIO, PCIeCLK	VSSIO, PCIeCLK	W21
T20	VSSIO, PCIeCLK	VSSIO, PCIeCLK	W10
V20	VSSIO, PCIeCLK	VSSIO, PCIeCLK	AE26
J23	VSSIO, PCIeCLK	VSSIO, PCIeCLK	L121
		VSSIO, PCIeCLK	K20

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ATI-SB820 POWER&GND (4/5)			
Size	Document Number		Rev
Custom	JE70-DN		SB
Date:	Friday, February 12, 2010	Sheet 14 of	63

REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



1118 modify R412,R411

	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
PULL HIGH	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED	LOW POWER MODE	H,H = Reserved H,L = SPI ROM	
PULL LOW	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	PERFORMANCE MODE DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	

NOTE: SB820 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK


DEBUG STRAPS

TPAD14-GP	TP89	PCI_AD23	11
TPAD14-GP	TP87	PCI_AD24	11
TPAD14-GP	TP85	PCI_AD25	11
TPAD14-GP	TP93	PCI_AD26	11
TPAD14-GP	TP98	PCI_AD27	11
TPAD14-GP	TP156	PCI_AD28	11
TPAD14-GP	TP159	PCI_AD29	11
TPAD14-GP	TP154	PCI_AD30	11

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]


JE70-DN




REVERSE TYPE

62.10017.W11
2ND = 62.10017.V51
3RD = 62.10017.M51


1106 modify ADM1




Layout Note:
Place these Caps near
SO-DIMMA0.




1029 add R934, R935
1105 modify R934, R935



Note:
If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is
SO-DIMMA TS Address is




VREF_DDR_MEM




LAYOUT: Locate close to DIMM

DDR_VREF_DQ








LAYOUT: Locate close to DIMM




LCD CONN

Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND

Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND



Reserve direct connector to KBC




JE70-DN

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tsai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
LCD CONN		
Size	Document Number	Rev
Custom	JE70-DN	SB
Date	Tuesday, February 23, 2010	Sheet 19 of 63

Layout Note:
Place these resistors
close to the CRT-out
connector


Ferrite bead impedance: 10 ohm@100MHz



Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


CRT I/F & CONNECTOR



Hsync & Vsync level shift


Function	OE#
nA to nY	L
X	H

PE_GPIO2
L=> UMA
H=> DIS




DDC_CLK & DATA level shift

1029 swap these nets




JE70-DN


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size	
Document Number	
Date: Tuesday, February 23, 2010	
Sheet 20 of 63	
Rev	
SB	



SATA Connector




ODD Connector







JE70-DN

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ODD			
Size	Document Number		Rev
	JE70-DN		SB
Date:	Tuesday, February 23, 2010	Sheet	23 of 63

1.5A / High Active Voltage 2V






USBPN6	1	TE14P-GP	TP120
USBPP6	1	TE14P-GP	TP121
USBPN5	1	TE14P-GP	TP122
USBPP5	1	TE14P-GP	TP123
USBPN3	1	TE14P-GP	TP124
USBPP3	1	TE14P-GP	TP125
USBPN4	1	TE14P-GP	TP126
USBPP4	1	TE14P-GP	TP127
PLT_RST1#_B	1	TE14P-GP	TP31
COVER_SW#_1	1	TE14P-GP	TP128
USB_PWR_EN#	1	TE14P-GP	TP129
USB_OC#3	1	TE14P-GP	TP130
USB_OC#2	1	TE14P-GP	TP131
3D3V_S0	1	TE14P-GP	TP133
3D3V_AUX_S5	1	TE14P-GP	TP132
5V_S5	1	TE14P-GP	TP134


JE70-DN

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: USB			
Size	Document Number	Rev	SB
Date: Tuesday, February 23, 2010	Sheet 25 of 63		





- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

LAN Connector



LAN Connector





Title			
AUDIO AMP			
Size	Document Number		Rev
	JE70-DN		SB
Date:	Tuesday, February 23, 2010	Sheet 29 of	63

No Modem Function

JE70-DN


<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title			
MDC			
Size	Document Number		Rev
	JE70-DN		SB
Date: Thursday, November 19, 2009		Sheet	31 of 63

5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD) on USB board


JE70-DN

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
CARDREADER			
Size	Document Number		Rev
	JE70-DN		SB
Date: Thursday, November 19, 2009		Sheet	32 of 63


Mini Card Connector(WLAN)






Place near AMIN11



Mini Card Function



Place near MINIC2




JE70-DN


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Rev	
Title		MINI CARD	
Size	Document Number	JE70-DN	
Date: Tuesday, February 23, 2010	Sheet	33	of 63


No NEWCARD Function

JE70-DN

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NEW CARD			
Size	Document Number		Rev
	JE70-DN		SB
Date: Thursday, November 19, 2009		Sheet	34 of 63












GOLDEN FINGER FOR DEBUG BOARD

JE70-DN

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BIOS			
Size	Document Number	Rev	
A3	JE70-DN		SB
Date:	Tuesday, February 23, 2010	Sheet	37 of 63




JE70-DN


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Touch PAD			
Size	Document Number	Rev	
A3	JE70-DN	SB	
Date:	Tuesday, February 23, 2010	Sheet	38 of 63

NONE BOARD

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
NONE BOARD			
Size	Document Number		Rev
A3	JE70-DN		SB
Date:	Thursday, November 19, 2009	Sheet 39 of	63








LED




Power LED

Charger LED




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			LED
Size	Document Number	Rev	
A3	JE70-DN	SB	
Date:	Tuesday, February 23, 2010	Sheet	40 of 63




Adapter




CPU_CORE ISL6265HRTZ




DCDC 5V/3D3V(RT8205A)




DCDC 1D8V(RT8209B)




DCDC 1D1V(RT8209)




1D2V LDO G9161




0D9V LDO RT9026




CHARGER MAX8731



2D5V LDO R9161




1D5V LDO G9571




JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			Power Block Diagram
Size	Document Number	Rev	SB
A3	JE70-DN		
Date:	Thursday, November 19, 2009	Sheet	42 of 63






Run Power



+3VS to 3.3V_DELAY Transfer







	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

JE70-DN


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8223 5V/3D3V**


Size: Document Number **JE70-DN** Rev **SB**

Date: Tuesday, February 23, 2010 Sheet 45 of 63

RT8209E for 1D5V




RT9026 for 0D75V_S3



JE70-DN

RT9025 for 1D05V_S0




JE70-DN

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LDO 1D05V/2D5V/1V			
Size A3	Document Number		Rev
	JE70-DN		SB
Date:	Tuesday, February 23, 2010	Sheet 48 of	63



```
1021 modify DCIN1
```

[illegible]

Pin NO	Symbol
1	GND
2	GND
3	SMD
4	SMC
5	TS
6	B/I
7	BT+
8	BT+

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
AD/BATT CONN			
Size	Document Number		Rev
	JE70-DN		S
Date:	Tuesday, February 23, 2010	Sheet 50 of	63



Check test point

3D3V_S0	TP171	TPAD14-GP
3D3V_AUX_S5	TP170	TPAD14-GP
3D3V_S5	TP172	TPAD14-GP
5V_S5	TP167	TPAD14-GP
12,36 PM_PWRBTN#	TP169	TPAD14-GP
6,11 CPU_PWRGD	TP163	TPAD14-GP
35,36,45 SS_ENABLE	TP173	TPAD14-GP
6,11 CPU_LDT_RST#	TP162	TPAD14-GP

Test Point放在Dimm Door打開可量測處

JE70-DN

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

EMI/Spring/Boss

Size

Document Number

JE70-DN

Rev

SB


Date: Tuesday, February 23, 2010


Sheet


51








of

63










AMD RESERVED CONFIGURATION STRAPS					
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET					
H2SYNC, GENERIC0C, GPIO2, GPIO21					
If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1			
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]	
V	128MB	x000	ST Microelectronics	M25P05A	0100
	256MB	x001		M25P10A	0101
	64MB	x010		M25P20	0101
	32MB	x		M25P40	0101
	512MB	x		M25P80	0101
	1GB	x	Chingis (formerly PMC)	Pm25LV512A	0100
	2GB	x		Pm25LV010A	0101
4GB	x				




DDR3



Madison



72.41164.H0U
2ND = 72.51G63.C0U

SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX: 72.51G63.C0U (VR.1GB0G.004)



Madison

72.41164.H0U
2ND = 72.51G63.C0U






JE70-DN

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: VRAM(2/4)	
Size: A3	Document Number: JE70-DN
Date: Tuesday, February 23, 2010	Sheet 58 of 63
Rev: SB	


56,57 DQMA#[0..7] <<>>
56,57 RDQSA#[0..7] <<>>
56,57 WDQSA#[0..7] <<>>
56,57 MAA#[0..12] <<>>
56,57 MDA#[0..63] <<>>

DDR3



SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX: 72.51G63.C0U (VR.1GB0G.004)





56,60 DQMB#[0..7] <<>>
56,60 RDQSB[0..7] <<>>
56,60 WDQSB[0..7] <<>>
56,60 MAB[0..12] <<<< MAB[0..12]
56,60 MDB[0..63] <<>> MDB[0..63]



JE70-DN

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
VRAM(3/4)		
Size	Document Number	Rev
A3	JE70-DN	SB
Date:	Tuesday, February 23, 2010	Sheet 59 of 63


DDR3



JE70-DN

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
VRAM(4/4)			
Title	Size	Document Number	Rev
	A3	JE70-DN	SB
Date: Tuesday, February 23, 2010	Sheet	60	of 63

RT8208B VGA CORE



MAVDD_ALTVO	Madison Pro	Park XT
0	1.00V	1.12V
1	0.90V	0.90V

JE70-DN

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RT8209E_VGA_CORE

Size

Document Number

JE70-DN

Date: Monday, March 01, 2010

Sheet 61 of 63

1020

Page8: modify these nets for PCIE ports
Page11: add these nets(INT_VGA_EN#,EDP_EN)
Page11: add the net(PX_EN#) and R861
Page11: delete D41,R437,R435
Page12: modify these nets for USB ports
Page14: modify L45,L48,L52,L57,L58,L60
Page18: delete RN95,R423 and add Q73-Q76,R862-R864,D45
Page19: delete CCD1 conn and modify these nets for CCD
Page19: add R865,R866,U100
Page20: add Q77,R867
Page24: add modify these nets for BT
Page25: add modify these nets for USB board
Page26: modify these nets for PCIE port (LAN)
Page26: delete the net(LOW_PWR)
Page33: modify these nets for PCIE ports(MINI1,MINI2)
Page33: modify these part's names
Page33: modify these nets for USB port(MINI2)
Page40: 1020 modify PWR_LED1,CHARGER_LED1
Page51: add screw holes

1021

Page5: modify these nets
Page6: delete HDT1 conn and add TP246~255
Page16: modify these nets of ADM1
Page16: add R880~883
Page17: modify these nets of ADM2 and ADM3
Page17: add R884~R891
Page18: add RN114~117
Page23: modify ODD1
Page25: modify the net(COVER_SW# 1)
Page30: modify LOUT1,AMIC1 and MICIN1
Page33: modify AMIN11 and MINI2
Page36: modify these nets and add R873~878
Page38: modify these devices(ATPCN1,SW_R,SW_L)
Page40: modify PWR_LED1,CHARGER_LED1
Page49: add D46
Page50: modify DCIN1, BAT1 and add R879

1021

Page26: modify U6 (LAN IC)

1023

Page12: delete R538,R539 and add RN118
Page12: delete R442,R443,R445 and add RN119
Page12: delete R570~R572 and add RN120
Page12: delete C368~C371,C446,C449,C686,C687
Page18: swap these nets
Page21: add R892~R900,Q78
Page25: delete TC29,TC24,EC79,EC83
Page25: modify the net of USBCN1 pin32
Page36: delete R258 and RN89,RN122
Page36: delete R382 and add U101
Page36: delete R892,R483,R497,R478 and add RN123
Page36: delete R410,R416 and add RN121,R892
Page37: add R901,R902
Page40: modify the pin5 define of PWR_CN1 and Q11
Page43: add TC53,TC54,U44
Page61: modify TC52, R295 and add R903,Q79

1026

Page3: add R904 and modify C509,R232,R235
Page6: add R913,RN124
Page6: modify RN42,RN84,R612,R611,R364
Page17: modify these nets
Page19: modify R588
Page21: modify U73 and delete R504
Page22: modify SATA1
Page35: delete R311 and modify FAN1
Page36: modify RN121
Page36: modify AKB1
Page37: modify RN94 and the net(SPI_WF#)
Page43: add R097~R911,D47,Q80
Page53: add R905,R906

1027

Page10: delete C651,R320,R316
Page11: modify C543,C306,C424,C433
Page11: delete R148
Page12: modify the net(PM_RSMRST#)
Page43: modify the net(PM_RSMRST#)

1028

Page3: add the net(LAN_CLKREQ#) to RN70
Page4: modify C704~C706
Page4: modify R401
Page9: delete R576,R578
Page10: modify C62,C91
Page11: delete R207,C337,D5,R208
Page11: delete the net(PCI_REQ#6)
Page12: delete RN120 and add R570
Page13: modify the net(SATA_LED#)
Page14: add C1198,C1199 and modify C815,C811
Page16: add R934,R935
Page18: add U102,R915~R919
Page18: modify R432,U3,U8
Page19: add U103,R920~R922 and delete D35
Page20: add R936,R937 and modify R325,R323,R354
Page21: delete RN8,RN13,RN15,RN19
Page21: modify C819~C821,C823,C824,C826~C828
Page25: add L82,R924,R925
Page29: modify R489
Page30: modify R622,R619 and add RN125
Page36: delete R384 and modify the net(KBC_BL_ON_IN)
Page36: add R926
Page43: delete R583,D33,U74,R340,Q34,R584
Page43: add R930~R933,Q84,Q85,C1197
Page43: add R927~R929,Q8~Q83
Page43: delete R591~R595
Page48: modify these nets(DGPU_PWROK,9025_POK)

1029

Page6: delete R364,R612 and add RN127,R946
Page16: delete C331,C338
Page17: delete C348,C340,C350,C342
Page18: modify these nets
Page19: add EC99,EC100
Page24: add EC101,EC102
Page25: add L82,R924,R925,R939,EC103
Page35: delete D17,D18,U39,U43,R298,R322,R330,R338,R337,C646,C656
Page35: delete U38,R321,R308,R309,R314,C645
Page36: add R945,RN126
Page43: delete U44,R342,C675
Page47: modify the net
Page48: modify R582 and add R938
Page50: add D48
Page53: add R940~R943
Page61: add R944,Q86

1030

Page3: modify these nets
Page8: modify these nets
Page11: modify the net
Page12: add R949
Page14: delete C760,C721,C805,C800,C769,L64 and add R948
Page18: modify these nets
Page30: add R950~R953 and modify EC24,EC51
Page57: swap these nets
Page58: swap these nets
Page59: swap these nets
Page60: swap these nets

1102

Page3: swap these nets
Page6: swap these nets
Page12: swap these nets
Page13: swap these nets
Page18: swap these nets
Page25: modify USBCN1
Page30: modify these names of these nets

1103

Page3: modify X5,C508,C509
Page11: modify R164
Page14: modify L51,L59
Page21: modify these names of nets
Page21: add RN8,RN13,RN15,RN19
Page36: add the net(A_MIC_SUPPORT#)

1104

Page6: delete TP246~255 and add HDT1
Page9: modify the value of RN11
Page24: add AFTP(TP256~TP258)
Page24: add AFTP(TP259~TP263)
Page25: add AFTP(TP264~TP280)
Page35: add AFTP(TP281,TP282)
Page36: add AFTP(TP283~TP307)
Page38: add AFTP(TP308~TP312)
Page40: add AFTP(TP313~TP319)
Page56: modify these values of R724,R725

1105

Page3: delete R191~R194,R198~R200,R204~R206
Page3: delete R214,R213,R187~R190,R220,R222
Page3: add RN128~RN136
Page3: modify R215,R197,R238,R229
Page6: delete R104,R105,R108,R110
Page6: add RN137,RN138,R954
Page6: modify R366
Page6: modify Q8,R81,R375,C205
Page8: delete TP16,TP17,TP20,TP21
Page9: add R955,R956 and modify R29
Page11: delete R144,R141,R137,R138
Page12: add the net(SUS_STAT#) and R957
Page12: modify these nets
Page21: swap these nets
Page28: modify C713,R634 and delete R626
Page33: modify these nets
Page33: modify R879

1106

Page3: modify these values of R169,R170
Page12: add R957,R958
Page12: add these nets(USB_OC#0,USB_OC#2,USB_OC#3)
Page16: modify R880~R883,ADM1
Page17: modify R888,R890,ADM2
Page21: add R959
Page35: modify FAN1
Page35: modify PWR_CN1
Page35: modify ATPCN1
Page36: swap these nets(KBCIN#,KA20GATE)
Page37: swap RN94
Page44: swap RN45
Page51: add EC104~EC112 for EMI demand

1107

Page3: swap RN129,RN130,RN132
Page6: swap RN137
Page51: add EC104~EC112 for EMI demand

1109

Page45: modify the value of R448 to 64.15035.6DL for Power team demand
Page45: modify R462,R470 for Power team demand
Page46: modify L25 for Power team demand
Page48: modify C1032,C1194

1110

Page5: swap RN48
Page7: add C1200~C1207
Page11: add R960,R961
Page25: modify USB1
Page43: add TC55,TC56
Page52: add R962

1111

Page11: add R965
Page21: modify HDM11
Page28: add R626
Page33: delete C550,C549 and add R963
Page36: delete RN121 and add R964
Page45: modify TC39,TC40
Page48: add R966,Q87,C1208,R967,R968,Q88

1112

Page13: modify the net
Page48: delete R968,Q88
Page48: modify R819,R820,R966
Page48: modify the net

1113

Page3: delete R170,EC50
Page25: delete R939,TP272,EC103
Page46: modify TC43
Page48: add R969
Page53: add R968
Page53: delete TP103,TP122,TP160,TP178
Page53: delete these TP(TP157,TP145...))
Page54: delete TP3~TP9

1117 (Rename)

Page18: swap these nets
Page22: delete D29~D31,D33
Page36: modify RN31
Page61: delete G24~G29
Page61: modify the net

1118

Page14: add R620 and modify R184
Page15: modify R412,R411
Page36: swap AKB1 pin1~pin26

JETRO-DN

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
HISTORY(1/2)			
Size	Document Number	Rev	SB
K2		JETRO-DN	
Date: Thursday, November 19, 2009		Sheet	62 of 63

SA to SB

1120

Page19: modify these nets

Page48: modify the net(9025_EN)

1124

Page38: modify ATPCN1

1126

Page25: modify these nets

Page36: add TP174